



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/897,574	07/02/2001	Kenichi Kawaguchi	10873.744US01	1221
75	90 12/05/2003		EXAMINER	
Merchant & Gould P.C.			HUYNH, KIM T	
P.O. Box 2903 Minneapolis, MN 55402-0903			ART UNIT	PAPER NUMBER
William Policy 17				4.1
		•	DATE MAILED: 12/05/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

8

•	·			\ \		
, ,		Application No.	Applicant(s)			
Office Action Summary		09/897,574	KAWAGUCHI, KENICHI			
		Examiner	Art Unit			
		Kim T. Huynh	2189			
Period fo	The MAILING DATE of this communication or Reply	n appears on the cover sheet	with the correspondence address			
THE - Exte after - If the - If NO - Failu - Any earne	ORTENED STATUTORY PERIOD FOR RIMAILING DATE OF THIS COMMUNICATION may be available under the provisions of 37 Cl SIX (6) MONTHS from the mailing date of this communication period for reply specified above is less than thirty (30) days, to period for reply is specified above, the maximum statutory pure to reply within the set or extended period for reply will, by the reply received by the Office later than three months after the end patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, however, may on. a reply within the statutory minimum of the common of	a reply be timely filed hirty (30) days will be considered timely. ONTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).			
Status	Deeperative to communication(s) filed on	02 July 2001				
,	Responsive to communication(s) filed on this action is FINAL . 2b)	This action is non-final.				
-,	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
5)□ 6)⊠ 7)□	Claim(s) 1-14 is/are pending in the applicated 4a) Of the above claim(s) is/are with Claim(s) is/are allowed. Claim(s) 1-14 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction as	hdrawn from consideration.		,		
,	ion Papers	·				
10)⊠	The specification is objected to by the Exa The drawing(s) filed on <u>02 July 2001</u> is/are Applicant may not request that any objection to Replacement drawing sheet(s) including the control of the oath or declaration is objected to by the	e: a) accepted or b) objointhe drawing(s) be held in abeyorrection is required if the drawi	vance. See 37 CFR 1.85(a). ng(s) is objected to. See 37 CFR 1.121(d).		
Priority (under 35 U.S.C. §§ 119 and 120					
* (13)	Acknowledgment is made of a claim for for All b) Some * c) None of: 1. Certified copies of the priority docur 2. Certified copies of the priority docur 3. Copies of the certified copies of the application from the International Because the attached detailed Office action for a Acknowledgment is made of a claim for dor ince a specific reference was included in the TOFR 1.78. Acknowledgment is made of a claim for dor certified copies.	ments have been received. ments have been received in priority documents have been ureau (PCT Rule 17.2(a)). a list of the certified copies n mestic priority under 35 U.S. ne first sentence of the speci e provisional application has mestic priority under 35 U.S.	Application No en received in this National Stage of received. C. § 119(e) (to a provisional application fication or in an Application Data She been received. C. §§ 120 and/or 121 since a specific	et.		
2) Notic	ot(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-944) mation Disclosure Statement(s) (PTO-1449) Paper No	8) 5) Notice of	w Summary (PTO-413) Paper No(s) of Informal Patent Application (PTO-152)			

Application/Control Number: 09/897,574 Page 2

Art Unit: 2189

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1-14 are rejected under 35 U.S.C. 102(e) as being anticipated by Bauman et (US Patent 6,189,078)

As per claims 1, 6 Bauman discloses a data transfer apparatus comprising:

- An associative memory (I/O memories) connected between a system bus and a local bus; and (fig.3, col.6, line 59-col.7, line 65)
- A controller (fig.2, 220) for controlling data input/output of the associative memory; (col.6, lines 28-58)
- Wherein the controller fetches an address and data that are transferred between devices on the system bus so as to duplicate and store them in the associative memory, accepts a data transfer request from the local bus and, when an address from which the data is transferred indicated by the data transfer request is contained in the address stored in the associative memory, reads out corresponding data from the associative

memory so as to transfer it to the local/system bus. (col.3, line 33-col..4, line 26)

As per claims 2, 7, Bauman discloses wherein if it is detected that a write cycle of writing a data from one device to another device is generated on the system bus, the controller fetches the address and the data that are transferred between the devices so as to duplicate and store them in the associative memory. (col.3, line 33-col.4, line 26)

As per claims 3,8, Bauman discloses wherein the controller monitors a data output enable signal line of at lest one device controller on the system bus and, when the data output enable signal line is asserted, fetches the address and the data that are transferred on the system bus so as to duplicate and store them in the associative memory. (col.9, line 12-col.10, line 18)

As per claims 4,9, Bauman discloses wherein the controller monitors a data output strobe signal line of at least one device controller on the system bus and, when the data output strobe signal line is asserted, fetches the address and the data that are transferred on the system bus so as to duplicate and store them in the associative memory. (col.9, line 12-col.10, line 18)

As per claims 5, 10, Bauman discloses wherein when the address from which the data is transferred indicated by the data transfer request accepted from the local bus is not contained in the address stored in the associative memory, the controller stores a data effective information indicating the address in which a transfer operation has not been completed in response to the data transfer

request in a second associative memory, fetches the address and the data that are transferred between the devices on the system bus and, if the fetched address is the address indicated by the data effective information, transfers it to the local bus as data corresponding to the data transfer request. (col.14, line 40-col.15, line 49)

As per claim 11, Bauman discloses a data transfer apparatus comprising:

- An associative memory connected between a system bus and a local bus;
 and (fig.3, col.6, line 59-col.7, line 65)
- A controller for controlling data input/output of the associative memory;
 (col.6, lines 28-58)

Wherein the controller fetches an address and data that are transferred between devices on the system bus so as to duplicate and store them in the associative memory, fetches an address and a data that are transferred between devices on the local bus so as to duplicate and store them in the associative memory, accepts a data transfer request from the local bus and, when an address from which the data is transferred indicated by the data transfer request is contained in the address stored in the associative memory, reads out a corresponding data from the associative memory so as to transfer it to the local bus, accepts a data transfer request from the system bus and, when an address from which the data is transferred indicated by the data transfer request is contained in the address stored in the associative memory, reads out corresponding data from the

Application/Control Number: 09/897,574 Page 5

Art Unit: 2189

associative memory so as to transfer it to the system bus. (col.3, line 33-col.4, line 52)

As per claim 12, Bauman discloses a data transfer method for controlling data input/output between a system bus and a local bus the method comprising:

A buffering operation of fetching an address and data that are transferred between devices on the system bus so as to duplicate and store them; and An operation of accepting a data transfer request from the local bus and, when an address from which the data is transferred indicated by the data transfer request is contained in the address stored in the buffering operation, reading out corresponding data so as to transfer it to the local bus. (col.8, line 50-col.9, line 42)

As per claim 13, Bauman discloses a data transfer method for controlling data input/output between a system bus and a local bus, the method comprising:

- A buffering operation of fetching an address and data that are transferred between devices on the local bus so as to duplicate and store them; and (col.8, line 50-col.9, line 42), fig. 5, wherein memory data crossbar buffers data received and provides switching mechanism routes between PDO and addressed location (devices) via line (bus), IOP 140 has a copy of associated cache line stored.
- An operation of accepting a data transfer request from the system bus and, when an address from which the data is transferred indicated by the data transfer request is contained in the address stored in the buffering

Application/Control Number: 09/897,574

Art Unit: 2189

operation, reading out corresponding data so as to transfer it to the system bus. (col.8, line 50-col.9, line 42), wherein the queued stored requests and control logic 564 generates the routing control information for MDA 530 which synchronizes the data and corresponding addresses.

As per claim 14, Bauman discloses a data transfer method for controlling data input/output between a system bus and a local bus, comprising:

- A first buffering operation of fetching an address and data that are transferred between devices on the system bus so as to duplicate and store them; (col.8, line 50-col.9, line 42)
- A second buffering operation of fetching an address and data that are transferred between devices on the local bus so as to duplicate and store them; (col.8, line 50-col.9, line 42)
- A first data transfer operation of accepting a data transfer request from the
 local bus and, when address from which the data is transferred indicated
 by the data transfer request is contained in the address stored in the first
 buffering operation, reading out corresponding data so as to transfer it to
 the local bus; and (col.8, line 50-col.9, line 42)
- A second data transfer operation of accepting a data transfer request from
 the system bus and, when an address from which the data is transferred
 indicated by the data transfer request is contained in the address stored in
 the address stored in the second buffering operation, reading out

Application/Control Number: 09/897,574 Page 7

Art Unit: 2189

corresponding data so as to transfer it to the system bus. (col.8, line 50-col.9, line 42)

Conclusion

3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Carr [USPN 6,167,475] discloses pipelining shared memory bus accesses Kishi [USPN 6,032,234] discloses memory mapping

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kim Huynh whose telephone number is (703)305-5384 or via e-mail addressed to [kim.huynh3@uspto.gov]. The examiner can normally be reached on M-F 8:30AM- 6:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on (703) 305-4815 or via e-mail addressed to [mark.rinehart@uspto.gov]. The fax phone numbers for the organization where this application or proceeding is assigned are (703)872-9306 for regular communications and After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)306-5631.

Kim Huynh

Nov. 28, 2003

MARK H. RINEHART SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100